Guest Editorial: Analog, Mixed-Signal and RF Testing
نویسندگان
چکیده
منابع مشابه
Low Cost Analog Testing of RF Signal Paths
A low cost method for testing analog RF signal paths suitable for BIST implementation in a SoC environment is described. The method is based on the use of a simple and low-cost one-bit digitizer that enables the reuse of processor and memory resources available in the SoC, while incurring little analog area overhead. The proposed method also allows a constant load to be observed by the circuit,...
متن کاملDsp Based Testing Of Analog And Mixed Signal Circuits
analog circuit testing university of cincinnati dsp based testing of analog and mixed signal circuits dsp based analog and mixed signal test ernet india dsp based testing of analog and mixed signal circuits dsp based testing of analog and mixed signal circuits dsp based testing of analog and mixed signal circuits mixed signal and dsp design techniques analog devices dsp-based analog and mixed-s...
متن کاملAnalog and Mixed Signal ) Experiences
1971-73 Technical Officer I, Electronic Corporation of India Limited, India. Responsible for the board-level design of nonlinear functions used in analog computers. Contributed to discrete transistor implementations of operational amplifiers. Developed a folding technique (with digital logic) for multipliers that results in a more compact implementation. Recently (1999) applied for a provisio...
متن کاملGuest Editorial: Machine Learning for Signal Processing
Signal processing including analysis, understanding, detection, estimation, and modelling of the events and trends, the way they evolve, and the abnormalities and anomalies affecting them have attracted many researchers around the globe. Signal processing theory originates from mathematical foundation with astonishing applications which help information technologists discover and invent new rea...
متن کاملGUEST EDITORIAL - Challenges in Software Testing
The increased complexity of resolution enhancement technology (RET) at nanometer processes is significantly impacting lithographic yield. The major contributors to declining yields are smaller lithographic process window, increased sensitivity to layout topology in the lithographic process, and complex mask rule constraints that impact the application of RET. These issues must be addressed with...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Electronic Testing
سال: 2017
ISSN: 0923-8174,1573-0727
DOI: 10.1007/s10836-017-5663-z